PATENT NUMBER and **ISSUE DATE** U.S. UTILITY Patent Application APPL NUM FILING DATE CLASS SUBCLASS GAU **EXAMINER** 10074309 02/11/2002 194 'APPLICANTS: Ahn Young-Man; So Jin-Ho; So Byung-Se; Seo Seung-Jin; 2824 *CONTINUING DATA VERIFIED: NONE * FOREIGN APPLICATIONS VERIFIED: REPUBLIC OF KOREA 2001-8141 02/19/2001 PG-PUB DO NOT PUBLISH 🖵 RESCIND -Foreign priority claimed ƴes □ no ATTORNEY DOCKET NO 35 USC 119 conditions met ☐ yes ☐ no Verified and Acknowledged Examiners's intials 5649-944 # 2 TITLE: Integrated circuit devices having delay circuits for controlling setup/delay times of data signals that are provided to memory devices and methods of operating same NOTICE OF ALLOWANCE MAILED Total Claims **Assistant Examiner ISSUE FEE** DRAWING Amount Due **Date Paid** Sheets Drwg. Figs.Drwg. Print Fig. **Primary Examiner** TERMINAL **Application Examiner** PREPARED FOR ISSUE WARNING: The information disclosed herein may be restricted. DISCLAMER Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only. FILED WITH:

DISK (CRF)

MARGER BURNER

CD-ROM

(Attached in pocket on right inside flap)